Abstract-This paper introduces a turbo decoder that utilizes multiple soft-in/soft-out (SISO) decoders to decode one codeword. In addition, each SISO decoder is modified to allow simultaneous execution over multiple successive trellis stages. The design issues related to the architecture with parallel high-radix SISO decoders are discussed. First, a contention-free interleaver for the hybrid parallelism is presented to overcome the complicated collision problem as well as reduce interconnection network complexity. Second, two techniques for the high-speed add-compare-select (ACS) circuits are given to lessen area overhead of the SISO decoder. Third, a modification of the processing schedule is made for higher operating efficiency. Two designs with parallel architecture have been implemented. The first design with 32 SISO decoders, each of which processes 2 symbols per cycle, has 160 Mb/s and 0.22 nJ/b/iter after measurement. The second design uses 16 SISO decoders to deal with 4 symbols per cycle and achieves 100% efficiency, leading to 1000 Mb/s and 0.15 nJ/b/iter in post-layout simulation.
I. INTRODUCTION
T URBO code, also known as the parallel concatenated convolutional code, is impressive with the near Shannon limit performance [1] . A rate-1/3 turbo codeword is formed by the systematic data along with two parity checks, which are encoded from the information in original order and the information in interleaved order respectively. The constituent code structure and the interleaving method are critical to good error-correction capability since they allow an efficient iterative decoding process. Many standards such as IEEE 802.16e [2] and 3GPP [3] adopt turbo codes as their forward error correction (FEC) techniques [4] . However, the conventional turbo decoders in current applications are difficult to achieve higher than 100 Mb/s throughput.
Conventional turbo decoder consists mainly of one soft-in/soft-out (SISO) decoder and memories that store both received codewords and temporary decoding results. The SISO decoder utilizes the maximum a posteriori probability (MAP) algorithm [5] to calculate the log-likelihood ration (LLR) of each component code, and this algorithm is often approximated to Log-MAP or Max-Log-MAP algorithm in order to reduce implementation complexity [6] . The extrinsic information can be derived from the LLR, and it will be treated as the a priori estimation for the other component code. Such soft value calculation of each component code is named as a half-iteration, and two successive half-iterations form one complete iteration. In this paper, the half-iteration for original component codeword is called the normal decoding round, and that for interleaved component is called the permuted decoding round. The decoding flow alternates between these two decoding rounds iteratively until the iteration number reaches a threshold value; then the decisions are outputted at the final round. Both the processing time per round and the total round number are essential for the decoding speed. These issues can be resolved by either modifying decoder architecture [7] or using early stopping rules [8] .
Exploiting parallel architecture is an intuitive method to enhance the decoding speed. There are three levels of parallelism: the turbo decoder level, the SISO decoder level, and the trellis stage level [7] , [9] . In the turbo decoder level, multiple dedicated turbo decoders are used to decode different codeword blocks independently. In the SISO decoder level, multiple SISO decoders are responsible for the decoding process of single codeword block simultaneously. In the trellis stage level, the computation units inside the trellis-based decoder would process more than one trellis stage every clock cycle. Although the first level can be applied to any turbo decoder, it needs extra memories for multiple codewords and does not shorten the decoding latency. The other two levels have lower cost and less processing time for single codeword, yet they have difficulties in parallel data transmission. Consequently, each level has its advantage, and the design may utilize a hybrid parallelism rather than single parallel level to achieve higher throughput.
The SISO decoder level gets the most attention for its profits in recent years. In this parallel level, one memory module might be accessed by several SISO decoders at the same time, and such collision problem is the major design issue [7] . Spreading concurrent requests over several cycles [10] and storing data by specific rules [11] are two solutions. Both techniques can be compatible with conventional interleavers, but they require some hardware to deal with complicated data flow. For large blocks or high parallelism, the corresponding cost is considerable. Current studies solve the problem by designing the contention-free interleavers that allow instant access and trivial mapping for all sub-blocks [12] - [18] . These interleavers result in relatively lower overhead, and they also possess outstanding error-correcting capability. Furthermore, some contention-free interleavers relieve the complexity of interconnection between SISO decoders and memory modules [19] , [20] .
0018-9200/$26.00 © 2010 IEEE In addition to increasing the SISO decoder number, our work exploits parallel trellis stages to raise the throughput further. Because the data block will be divided into more segments by these two levels combination, the collision problem and the interconnection implementation become more complicated. Another significant problem is the operating efficiency, which is the ratio between the time for generating decisions and the total execution time of one decoding round [21] - [23] . The ratio is always less than 100% because of some preparatory operations for making decisions, and it might diminish the expected throughput improvement. In this paper, an interleaver for the hybrid parallelism is introduced for less interconnecting complexity; the two-stage and relocation techniques are proposed for lower area overhead; and the processing schedule is modified for higher operating efficiency. This paper is organized as follows. Section II describes the design issues of parallel turbo decoder architecture. Section III introduces the interleaving method suitable for the implementation of parallel structure. Section IV illustrates the circuits and operations of add-compare-select (ACS) units for parallel trellis stage level. Section V discusses how to improve the operating efficiency of the SISO decoder. Section VI presents the simulation and implementation results of proposed designs; then Section VII concludes this paper.
II. DESIGN ISSUES OF PARALLEL TURBO
DECODER ARCHITECTURE Fig. 1 shows the block diagram of the parallel turbo decoder architecture, in which the interconnection networks handle the data flows between multiple SISO decoders and memories. The throughput of such design can be expressed as follows [21] - [23] :
The , , , , and stand for the number of parallel SISO decoders, the number of parallel trellis stages, clock frequency, operating efficiency, and total decoding rounds, respectively. Increasing any factor in the numerator on (1) can improve the throughput, but it would cause the growth of the implementation overhead and the decrease of other factors. This section introduces the following design issues: collision problem, which is caused by and ; critical path delay, which is relative to and ; and operating efficiency, which is influenced by . 
A. Collision Problem
In the parallel SISO decoder architecture, the original sizeblock is divided into sizesub-blocks. The data inside each sub-block are further divided into groups when parallel trellis stages are applied. We assume that is a multiple of , and is a multiple of in this paper. It is common to store each of sub-blocks in one -bank memory module individually. Such arrangement promises that every SISO decoder accesses data from the same memory module in normal decoding rounds, but it might encounter the collision problem in permuted decoding rounds as either or is larger than 1. Fig. 2 illustrates a collision example of size-16 block. According to the mapping rule in Fig. 2(a) , the sequence is reordered and then labeled as . For the design with and , four sub-blocks are stored in separate memory modules in the nature order. Fig. 2(b) indicates the MEM 3 has trouble with the simultaneous requests for and . For the design with and , two subblocks are stored in separate two-bank memory modules, each of which consists one bank for odd-addressed data and one bank for even-addressed data. Such arrangement allows one SISO decoder to access 2 successive data from 2 different banks without contention in normal decoding rounds. However, it complicates the collision situation in permuted decoding rounds. As shown in Fig. 2(c) , both bank-0 and bank-1 of MEM 0 have multiple requests when the two SISO decoders access and . Because the problem gets worse under high parallelism, it is inefficient to solve the problem by enlarging the storage bandwidth or using sophisticated control system. 
B. Critical Path Delay
The SISO decoder performs the calculations of branch metric , forward path metric , backward path metric , and LLR. Fig. 3 shows the trellis diagram of the convolutional code along with 's, 's, and 's. Although the trellis diagram of traditional component code is radix-2 structure, the diagram is modified to the radix-4 scheme by merging two successive trellis stages for consistency with later discussions. From the Max-Log-MAP algorithm, the SISO decoder computes by (2), by (3), the log likelihood (LL) by (4), and LLR by (5).
The and denote those states connecting to at the -th and -th trellis stages respectively, and the stands for log likelihood value of two successive bits. The SISO decoder calculates the 's at each time instant, adds them to their corresponding path metrics, and then finds the maximum among all summations to update the path metric of each state. Such recursive ACS operation leads to the speed bottleneck of the trellis-based decoding process. The at first stage and the at the last stage can be determined by proper initialization or termination. After getting the 's, 's, and 's, the SISO decoder starts to compute the LL value and LLR.
Since the data dependency of successive trellis stages makes intuitive pipelining technique difficult to insert registers within the ACS circuit, most researches improve the critical path by modifying the ACS circuit. The design in [24] shifts the normalization circuit, and the design in [25] applies the double state technique. However, it is a challenge to provide a stable clock signal with high frequency. Exploiting parallel trellis stage is another way to higher throughput of SISO decoder. The strategy uses the radixstructure to deal with consecutive symbols per cycle at the expense of hardware.
C. Operating Efficiency
The practical SISO decoder usually applies the sliding window method for less storage and shorter latency [26] . This method does a dummy calculation to provide reliable initialization for of each window. Fig. 4 shows the typical architecture, which consists of branch metric units, ACS units, LLR unit, and buffers. The input data inside each window are transmitted in descending order rather than in ascending order, so the decoder requires less memory usage to buffer input and [27] . Fig. 5(a) indicates when the main computations for each window is performed during one decoding round, where stands for the data in the -th window, and is total window number. The tail-biting technique calculates the in first to provide more robust initialization of [28] , and then it computes , , , and LLR in turn for every window, from to . Each of the , , and computations of a window takes cycles. It needs several cycles to get the LLR, extrinsic information, and decision after calculating . Here we assume the latency to get these decoding results and write them back to memory is cycles, and one decoding round takes cycles. Fig. 5(b) shows the active periods of the constituent units. The -ACS, -ACS, and LLR unit operate for cycles, whereas the -ACS operates for cycles. Table I lists their operating efficiencies derived from dividing the active period by total processing time. Since the LLR calculation involves making hard decisions, the efficiency of LLR unit is the for throughput calculation. Table I also shows the operating efficiencies of and . If we use single SISO decoder to process a large block with 128 windows, is close to 100%. After exploiting 32 parallel SISO decoders, is 4 for each sub-block, and is reduced to about 50%. It is obvious that lower operating efficiency is a side effect of high parallelism.
III. CONTENTION-FREE INTERLEAVER DESIGN
The interleaver design in this paper originates from the interblock permutation interleaver in [13] , and now it takes both the hybrid parallelism and implementation issue into account. Actually, many contention-free interleaver can be regarded as a combination of the interleaving operation within one sub-block and the interchange operation among all sub-blocks. The practical design needs an address generator for each memory module to perform the intra-block permutation and an interconnection network to complete the parallel data transmission. If the original successive data could be one-to-one mapped onto the distinct groups after interleaving, the design can support parallel trellis stage level. The intra-block permutation is the key to achieve this objective. For parallel SISO decoder level, the interconnection could be either the hierarchical memory structures [21] , [22] or the network topologies suitable for connecting multiple sources to multiple destinations [19] , [20] . The inter-block permutation plays an important role in reducing the storage for buffering data and lessening cycles for transmitting data. Before introducing the methodologies for the intra-block and inter-block permutations, the following example illustrates the interleaving steps. In the design with sizesub-blocks, the -th symbol in the -th sub-block is labeled as . An example with one size-16 block and is given in Fig. 6 . Fig. 6(a) demonstrates that the first step is reordering the data in each sub-block from to for 3. The intra-block permutation must be constrained to make and its nearby data from different banks so that the collision problem for can be prevented. Fig 6(b) shows that the second step is swapping the symbols with the same index with each other. Thus, it establishes a mapping between the original 's and the interleaved 's. Both the and can be accessed by four parallel SISO decoders concurrently without contention.
A. Double Prime Method in Intra-Block Permutation
In intra-block permutation, only the sequence index inside each sub-block is concerned. The prime interleaver in (6) whose factor must be relatively prime to is one possible solution for parallel trellis stage level [29] .
(6) The offset is another essential factor in randomness. By assigning appropriate parameters, the indexes and can satisfy (7) after interleaving.
(7)
We could use padding bits to let the sub-block length be a multiple of , and the desired parameters for (7) could be determined easily. For example, the will be an odd number with , and the and are not congruent modulo 2. Based on the prime interleaver, an alternative method that supports higher but has fewer constraints is given in (8) .
is odd is even After partitioning each sub-block into two groups by the index modulo 2, the odd-indexed data and the even-indexed data are permuted separately. The idea can be generalized to more partitions for various 's. The basic double prime method is suitable for our designs with and . Both the interleaver and de-interleaver can be expressed in (8) with different parameters. The performance of such strategy with well-searched parameters is similar to the 3GPP turbo code [30] .
B. Network-Oriented Approach in Inter-Block Permutation
Since the fully-connected network can provide any arbitrary interconnection, it is a trivial solution for parallel architectures. Fig. 7(a) shows the fully-connected network with . Such network can support various contention-free interleavers by assigning proper control signals to these -to-1 multiplexers. However, it has some difficulties in implementing the network in high parallelism. As increases, the area overhead of multiplexers increases rapidly, and the routing congestion becomes more severe. The network complexity depends on both the parallelism and the characteristic of interleaver. If we can design the inter-block permutation based on a simpler network, interconnecting patterns can be constrained so that the network complexity can be alleviated.
Our design exploits the multi-stage network that consists primarily of 2-to-1 multiplexers to transmit concurrent subblocks. The multi-stage network must be constructed according to the following principle. The output port of every multiplexer or every memory module must connect to the first input port of one multiplexer and to the second input port of another multiplexer in next stage. We let the multiplexers with common input source share the same 1-bit control signal. Thus, each of the data can be sent to next stage via exactly one of the two paths. The inter-block permutation will follow the behavior of the network, and a systematic interconnection will facilitate the implementation. Fig. 7(b) demonstrates the multi-stage structure with , where the butterfly network topology is utilized. This network can swap -th data with the -th data in the -th stage for . For example, the -th data and the -th can be exchanged in the second stage of the network. It gives a low-complexity solution without performance degradation [30] . The external control signals can be determined in advance and stored in a small look-up table. Using periodic assignment on these control signals can reduce the table size. With the help of this approach, the parallel design not only takes lower routing effort but also avoids complex control circuits.
IV. HIGH-SPEED ACS CIRCUITS
Because high-radix ACS circuits for all 's and 's will contribute large hardware cost, a two-stage technique is proposed firstly to achieve high throughput with adequate area overhead; then a relocation technique is further applied to reduce the critical path delay. After applying these approaches, a high-throughput and area-efficient ACS architecture is derived.
A. Two-Stage Technique
The branch number per trellis stage determines the ACS execution amount of a SISO decoder. From a rough estimate of the area overhead, the original radix-2 trellis with states has branches in each stage. After merging successive stages to raise the throughput, the branch number in a radixtrellis grows to . The two-stage technique decomposes the radixtrellis into two radix-, symbolized to radix-, trellis stages. There are branches now. The two 8-state trellis diagrams in Fig. 8 are derived from 4 consecutive radix-2 trellis stages. The conventional radix-16 scheme has 128 branches in each stage, whereas the radix-4 4 scheme has 64 branches. Due to the decrease in branch number, the area of ACS unit will be lessened. Fig. 9 shows the corresponding ACS structures in the radixand radixtrellis diagrams. These two high-radix structures have different amounts and types of circuits. The radix-ACS unit consists of adders, comparators, and multiplexers; both the comparators and multiplexers are -input components. The radix-ACS unit has adders, comparators, and multiplexers; the last two are -input components. In general, one -input comparator (multiplexer) is larger than two -input comparators (multiplexers). Thus, the ACS unit with two-stage technique occupies less area than the other one. Table II lists the synthesized area of various ACS units with 8 states and 9-bit metric quantization. Here we impose the same timing constraints on those units with the same . In every ACS unit, the path metric registers requires about 0.4 k gates count. Only the combinational circuits are affected by , and they dominates the area of ACS units. As the increases, the difference between radixand radix-ACS units becomes more significant.
B. Relocation Technique
This two-stage method can save lots of hardware, but it will lead to longer critical path delay. The reason for inferior clock frequency is that the radix-ACS unit comprises two additions while the radix-ACS unit comprises only one addition. For time-driven designs, the following technique can be applied to shorten the path delay.
The ACS circuit could not execute compare-select operations until additions are completed, so we have to break such data dependency to shorten the path delay. The relocation technique is utilized to eliminate the dependency by changing the hardware position. It can overcome the disadvantage of two-stage technique at the expense of extra hardware. An example of relocating a radix-2 2 ACS is illustrated in Fig. 10 . The first step shown in Fig. 10(a) is retiming of registers. After moving and duplicating the registers ahead of the comparing circuits, the computation order is rearranged from ACS to compareselect-add (CSA). The second step shown in Fig. 10(b) is relocation of adders. By moving and duplicating the adders ahead of the multiplexers, the compare-select and addition could execute parallelly. Fig. 11(a) shows the relocated radix-2 2 ACS circuit, and the critical path becomes two successive compare-select operations. Fig. 11(b) shows the variations of path delay among three high-radix architectures, where , , and stand for the execution time for addition, -input comparison, and -input selection circuits respectively. The relocated radixstructure has the shortest path delay among three structures, but the duplicated hardware makes its area larger than the original radixstructure. Although the area overhead due to relocation technique would diminish the advantage of two-stage technique, the combination of these two methods remains an area-efficient solution to achieve high throughput.
C. Modified ACS Operation
The original registers in ACS unit store the maximum among all summations of the previous path metrics and their corresponding branch metrics. Since the two-stage technique combines two successive path metric calculations and the relocation technique keeps all candidates rather than the maximum, some modifications are required to update these registers [31] . The in (9) and in (10) show the relations between modified and original path metrics. The log likelihood (LL) calculation in (11) is also affected by such adjustment. Note the operands in (11) are replaced with and , and is used to represent all possible summations of these two terms. Fig. 12 shows the corresponding change from the trellis in Fig. 3 . Originally, the amount of registers for either forward or backward path metric is equivalent to the state number. The relocation technique will increase the register number. The vertical lines in Fig. 12 indicate the register locations of the relocated path metrics.
V. HIGH-EFFICIENCY PROCESSING SCHEDULE
The schedule in Fig. 5(a) indicates that it spends cycles on windows every decoding round. Since the duration of generating decisions is , the is . If the inactive cycles of the main components can be decreased, the can be increased due to smaller denominator. Except the -ACS, the idle period of any other functional unit takes cycles. The reason for such inconsistency is the dummy calculation in the last window. Therefore, we initialize forward path metric with the boundary 's from previous iteration rather than the dummy calculation in current iteration [32] . It shortens the processing time at the expense of registers for previous 's. Any of the functional units spends cycles on windows, and one round takes cycles. The becomes now. The consistent process of each window will benefit the interlaced schedule, which will be introduced in next subsection to raise up to 100%.
A. Interlaced Processing Schedule
Overlapping the normal round and the permuted round of each codeword is another way to achieve higher , but it might cause performance loss due to unreliable a priori estimation. In order to keep the error-correcting capability, an alternative method that overlaps the processes of multiple codewords is applied. We let the SISO decoder decode several codewords concurrently by utilizing the idle processing time of each independent codeword. When the functional units finish the process at any decoding round of original codeword, these units will be occupied by the process of other codewords. The interlaced schedule can increase the and is harmless to performance. Such concept can be regarded as the pseudo parallel turbo decoder level. The overhead is the storage for extra received codeword, extrinsic information, and decisions. Fig. 13(a) illustrates the partial procedure based on the above-mentioned methods. Here one SISO decoder deals with codeword and codeword , each of which comprises 4 windows. Fig. 13(b) gives the corresponding active periods of main functional units. All functional units are fully utilized so that is 100%. Nevertheless, the interlaced schedule may extend the necessary time for one round. As shown in Fig. 13(a) , the permuted round of codeword is delayed because the required components are occupied by codeword . The interlaced schedule for double codewords makes the extend to cycles. For , the throughput is increased due to higher , but the overall latency also increases. Table IV lists the specifications of our proposed turbo decoders with parallel architecture. Design-II is a modified version from Design-I. Both designs use the code polynomial in the 3GPP standard [3] and support up to 4096 block size. The sliding window length is set to 32, and the iteration number is fixed at 8. These data widths and interleaver parameters are determined via fixed point simulation. By translating the decimal operating efficiency achieves 100%. The total memory modules for double codewords cost about 920 k gates count. If the design uses original schedule for single codeword, the storage is 520 k gates count. In the SISO decoder with , each main component spends 8 cycles processing one window, so each decoding round takes 8 8 cycles.
B. Influence in the Small Sub-Block
Fig. 14 presents the corresponding bit error rate (BER) performance of the two proposed designs in additive white Gaussian noise (AWGN) channel. For the 4096-bit block, the performance loss caused by puncture is about 0.7 dB when BER is . From (1) and the parameters in Table IV , the throughput of the two designs is and respectively. After post-layout simulation, Design-I is expected to achieve 530 Mb/s, and Design-II is expected to achieve 1000 Mb/s. Fig. 15(a) shows the die photo of Design-I, and Fig. 15 (b) shows the layout photo of Design-II. The parallel SISO decoders occupy the major area of both designs. A delay lock loop (DLL) circuit is used to generate internal clock source as four times the external frequency. However, we bypass the DLL mode of Design-I because of its malfunction. The measurement result indicates that the power consumption of Design-I is 275 mW with 1.32 V supply at 160 Mb/s, and the energy efficiency is 0.22 nJ/b/iter. Table V lists the comparison of the proposed decoders with three published works [33] - [35] . In the parallel architecture, the speedup in throughput will be larger than the growth in power, implying that our designs achieve the best energy efficiency among available solutions.
VII. CONCLUSION
In this paper, a turbo decoder architecture utilizing both parallel SISO decoder level and parallel trellis stage level is presented. We introduce an interleaver that allows contention-free property in the hybrid parallelism. The interleaver design also alleviates the complexity of the interconnection network between multiple SISO decoders and memory modules. In addition, the two-stage and relocation techniques are exploited to raise the throughput of each SISO decoder with less area overhead. Finally, an interlaced processing schedule is proposed to improve the operating efficiency for small sub-block. The implementation results indicate the proposed designs have not only high throughput but also better energy efficiency.
